IBM
IBM zEC12
2012
desktop
Historical hardware entry sourced from Wikipedia: IBM zEC12.
Key specifications
- Clock
- 5.5 GHz
general
| Designed by | IBM |
|---|---|
| Instruction set | z/Architecture |
| L1 cache | 64 KB instruction96 KB dataper core |
| L2 cache | 1 MB instruction1 MB dataper core |
| L3 cache | 48 MBshared |
| Max. CPU clock rate | 5.5 GHz |
| Predecessor | z196 |
| Successor | z13 |
| Technology node | 32 nm |
Saved for this visit only — sign in to keep forever.
Sources
- WIKIPEDIA_PROCESSORS · 1 week ago
